Please	type a	plus sign	(+) inside	this box	→	+
--------	--------	-----------	------------	----------	----------	---

PTO/SB/05 (1/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it displays a valid OMB control number

Express Mail Label No.

UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1 53(b))

Attorney Docket No. MI22-898

First Inventor or Application Identifier Pai-Hung Pan

Title Semiconductor Processing Methods of...

EL054827024US

APPLICATION ELEMENTS Assistant Commissioner for Patents ADDRESS TO: Box Patent Application See MPEP chapter 600 concerning utility patent application contents. Washington, DC 20231 * Fee Transmittal Form (e.g., PTO/SB/17) Microfiche Computer Program (Appendix) (Submit an onginal, and a duplicate for fee processing) 2. Specification 7. Nucleotide and/or Amino Acid Sequence Submission [Total Pages 28 (preferred arrangement set forth below) (if applicable, all necessary) + cover'sheet - Descriptive title of the Invention Computer Readable Copy - Cross References to Related Applications - Statement Regarding Fed sponsored R & D Paper Copy (identical to computer copy) b. - Reference to Microfiche Appendix C. Statement verifying identity of above copies - Background of the Invention - Brief Summary of the Invention **ACCOMPANYING APPLICATION PARTS** - Brief Description of the Drawings (f filed) - Detailed Description Assignment Papers (cover sheet & document(s)) - Claim(s) 37 C.F.R.§3.73(b) Statement X 9. Power of Attorney - Abstract of the Disclosure (when there is an assignee) Drawing(s) (35 U.S.C. 113) X [Total Sheets 10. English Translation Document (if applicable) Information Disclosure Copies of IDS 11. Х Oath or Declaration Statement (IDS)/PTO-1449 Citations a. Newly executed (original or copy) 12. Preliminary Amendment Copy from a prior application (37 C.F.R. § 1.63(d)) (for continuation/divisional with Box 17 completed) Return Receipt Postcard (MPEP 503) X 13. (Should be specifically itemized) [Note Box 5 below] Small Entity DELETION OF INVENTOR(S) Statement filed in prior application. Statement(s) Signed statement attached deleting Status still proper and desired (PTO/SB/09-12) inventor(s) named in the prior application, Certified Copy of Priority Document(s) see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). (if foreign priority is claimed) X Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a Other: Check, Substitute Drawing copy of the oath or declaration is supplied under Box 4b, is Request.... considered to be part of the disclosure of the accompanying * A new statement is required to be entitled to pay small entity fees, except application and is hereby incorporated by reference therein where one has been filed in a prior application and is being relied upon 17. If a CONTINUING APPLICATION check appropriate box, and supply the requisite information below and in a preliminary amendment X Continuation Divisional Continuation-in-part (CIP) of prior application No: 08 / 710, 353 Prior application information: Examiner B. Mee Group / Art Unit: 18. CORRESPONDENCE ADDRESS Customer Number or Bar Code Label Correspondence address below (Insert Customer No. or Attach bar code label here) Wells, St. John, Roberts, Gregory & Matkin, P.S. Name 601 West First Avenue, Suite 1300 **Address** City Spokane WA State 99201-3817 Zip Code Country U.S.A. Telephone (509)624-4276 (509)838-3424 Name (Pnnt/Type) Lance Registration No. (Attorney/Agent) 38,605 Sionature

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office. Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

E1054037034

	Complete if Known			
FEE TRANSMITTAL	Application Number	PRIORITY 08/710,353		
	Filing Date	Filed Herewith		
Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997.	First Named Inventor	Pai-Hung Pan		
Small Entity payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.	Examiner Name	PRIORITY B. Mee		
	Group / Art Unit	PRIORITY 1107		
TOTAL AMOUNT OF PAYMENT (\$) 872.00	Attorney Docket No.	MI22-898		

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)				
The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:	3. ADDITIONAL FEES Large Entity Small Entity Fee	Paid			
Deposit Account 23–0925	Code (\$) Code (\$) 105 130 205 65 Surcharge - late filing fee or oath				
Number Deposit	1 127 50 227 25 Surcharge - late provisional filling fee or				
Name Wells, St. John, et al.	cover sheet.				
Charge Any Additional Fee Required Under 37 CFR 1.18 at the Mailing of the	139 130 139 130 Non-English specification				
37 CFR 1.16 and 1.17 Notice of Allowance	147 2,520 147 2,520 For filing a request for reexamination				
2 X Payment Enclosed:	112 920* 112 920* Requesting publication of SIR prior to Examiner action				
2. X Payment Enclosed: X Check Money Other	113 1,840° 113 1,840° Requesting publication of SIR after Examiner action				
FEE CALCULATION	115 110 215 55 Extension for reply within first month				
1. BASIC FILING FEE	116 400 216 200 Extension for reply within second month				
	117 950 217 475 Extension for reply within third month				
Large Entity Small Entity Fee Fee Fee Fee Description Fee Paid	118 1,510 218 755 Extension for reply within fourth month				
Code (\$) Code (\$) 101 790 201 395 Utility filing fee 790	128 2,060 228 1,030 Extension for reply within fifth month 119 310 219 155 Notice of Appeal				
101 790 201 395 Utility filing fee 790 106 330 206 165 Design filing fee	Filling a brief in average of an annual	\dashv			
107 540 207 270 Plant filing fee	120 310 220 155 Filling a orier in support of an appeal 121 270 221 135 Request for oral hearing				
108 790 208 395 Ressue filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding				
114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable				
SUBTOTAL (1) (\$) 790	141 1,320 241 660 Petition to revive - unintentional	\neg			
2. EXTRA CLAIM FEES	142 1,320 242 660 Utility issue fee (or reissue)				
Fee from Extra Claims below Fee Paid	d 143 450 243 225 Design Issue fee	\neg			
Total Clarms 12 -20** = 0 x 22 = 0	144 670 244 335 Plant issue fee	\neg			
Independent $4 - 3^{**} = 1 \times 82 = 82$	122 130 122 130 Petitions to the Commissioner				
Multiple Dependent =	123 50 123 50 Petitions related to provisional applications				
**or number previously paid, if greater, For Reissues, see below Large Entity Small Entity	w 126 240 126 240 Submission of Information Disclosure Stmt	_			
Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	581 40 581 40 Recording each patent assignment per property (times number of properties)				
103 22 203 11 Claims in excess of 20	146 790 246 395 Filing a submission after final rejection	-			
102 82 202 41 Independent claims in excess of 3	(37 CFR 1.129(a)) 149 790 249 395 For each additional invention to be				
104 270 204 135 Multiple dependent claim, if not paid					
109 82 209 41 ** Reissue independent claims over original patent	Other fee (specify)				
110 22 210 11 ** Ressue claims in excess of 20 and over original patent	Other fee (specify)				
SUBTOTAL (2) (\$) 82	Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)	Ø			
SUBMITTED BY	Complete (if applicable)				
Typed or LANCE R. SAULER	TO TAKE POSSIBLED FROM THE POST NUMBER 1 38 - MUD 1				
1 miles Italie	Denosit Account				

Şignature User ID

Burden Hour statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

Semiconductor Processing Methods Of Forming A Conductive Gate And Line

INVENTOR

Pai-Hung Pan

ATTORNEY'S DOCKET NO. MI22-488

EL054827024

FM

TECHNICAL FIELD

II

2I

This invention relates to semiconductor processing methods of forming a conductive gate line.

BACKGROUND OF THE INVENTION

Metal Oxide Semiconductor (MOS) devices find use in integrated circuit memory devices such as static random access memory (SRAM) and dynamic random access memory (DRAM) devices. Such devices inevitably include conductive lines connecting one or more of the devices together. One type of conductive line is a gate or word line. Word lines connect the gates of one or more MOS devices together so that when the word line is turned on, data in the form of stored charges can be accessed.

It is desirable that a word line be highly conductive. A great deal of effort has gone into engineering more conductive word lines. Words lines are typically formed over a dielectric surface. The conventional word line includes at least one layer of conductive material which is layered onto the dielectric surface and then etched, typically anisotropically, to form a patterned word line, also referred to herein as a gate, gate line or gate stack. After anisotropically etching the gate or gate line, it is desirable to conduct a reoxidation step which helps to repair damage to the dielectric surface resulting from the anisotropic etch. Additionally, the reoxidation step oxidizes a portion of the gate or gate stack immediately adjacent the dielectric surface to

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

round the lower portion of the conductive material, effectively creating a so-called "smiling gate" structure in which tiny bird's beak structures are formed at the bottom corners of the gate stack. Such smiling gate structure reduces hot electron degradation, as recognized by those of skill in the art.

During such reoxidation steps, it has been observed that the conductivity of the gate has been impaired due to the undesirable oxidation of the conductive materials forming the gate. For example, one type of conductive gate includes a conductive polysilicon layer atop the dielectric surface and a conductive layer of WSix atop the polysilicon layer. A more conductive prior art word line is formed from a conductive layer of polysilicon, a conductive layer of metallic material, and an intervening conductive metallic barrier layer between the polysilicon and metallic material which prevents formation of silicide during subsequent processing. Unfortunately, during the reoxidation step, the conductive materials of the line experience appreciable oxidation which has led to higher resistances (lower conductivities). Additionally, such oxidation has led to degradation of the interface between the materials which, in turn, can cause the materials to peel away from one another and create a yield loss.

This invention grew out of the need to provide a conductive line and to reduce undesirable oxidation effects on the conductive line due to oxidation processing steps such as a source/drain oxidation.

II

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic representation of a fragment of a substrate processed in accordance with the invention.

Fig. 2 is a view of the Fig. 1 substrate fragment at a processing step subsequent to that shown by Fig. 1.

Fig. 3 is a view of the Fig. 1 substrate fragment at a processing step subsequent to that shown by Fig. 2.

Fig. 4 is a view of the Fig. 1 substrate fragment at a processing step subsequent to that shown by Fig. 3.

Fig. 5 is a view of the Fig. 1 substrate fragment at a processing step subsequent to that shown by Fig. 4.

Fig. 6 is a view of the Fig. 1 substrate fragment at a processing step subsequent to that shown by Fig. 2 in accordance with an alternate preferred embodiment of the invention.

Fig. 7 is a view of the Fig. 1 substrate fragment at a processing step subsequent to that shown by Fig. 6.

Fig. 8 is an enlarged view of a portion of the wafer fragment of Fig. 3 undergoing a smiling gate oxidation.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

In accordance with one aspect of the invention, a semiconductor processing method of forming a conductive transistor gate over a substrate comprises the steps of:

forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls and an interface with the gate dielectric layer;

forming nitride containing spacers over the gate sidewalls; and after forming the spacers, exposing the substrate to oxidizing conditions effective to oxidize at least a portion of the gate interface with the gate dielectric layer.

In accordance with another aspect of the invention, a semiconductor processing method of forming a conductive gate comprises the steps of:

forming a patterned gate atop a substrate dielectric surface, at least a portion of the gate being conductive;

covering the gate with oxidation resistant material; and
exposing the substrate to oxidation conditions effective to oxidize
at least a portion of the gate laterally adjacent the oxidation barriers

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

In accordance with yet another aspect of the invention, a semiconductor processing method of forming a conductive transistor gate over a substrate comprises the steps of:

forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls;

forming non-oxide spacers over the sidewalls; and

after forming the spacers, exposing the substrate to oxidizing conditions effective to oxidize at least a portion of the gate and a portion of the substrate beneath the gate.

More specifically and with reference to Fig. 1, a semiconductor wafer fragment in process is indicated generally by reference Such is comprised of a bulk substrate 12, preferably composed of monocrystalline silicon, and an overlying dielectric layer 14 in the form of a suitable gate oxide. Dielectric layer 14 defines a substrate dielectric surface atop which a patterned composite gate or gate stack 16 is formed, preferably by an anisotropic reactive ion etch. Gate stack 16 defines a field effect transistor gate line at least a portion of which is conductive. Gate stack 16 includes a pair of sidewalls 18, 20 and an interface 22 with gate dielectric layer 14. Gate stack 16 is a multi-layered structural composite which includes a A first conductive layer 24 is preferably formed plurality of layers. from polysilicon and includes a portion which defines interface 22. A metal layer 26 overlies layer 24 and is formed from a suitable metal such as tungsten (W), molybdenum (Mo) and the like. An electrically

M122-488.P02 A279609170845N 5 PAT-USIAP-00

I

2

3

5

6

8

9

10

II

12

13

14

15

16

17

18

19

20

21

22

24

conductive reaction barrier layer 28 is preferably formed from a suitable material such as TiN, WN, and the like and is interposed between or intermediate layers 24 and 26. Layer 28 in the preferred embodiment prevents the formation of a silicide during subsequent processing steps. A cap 30 is formed atop overlying metal layer 26 from a suitable oxidation resistant material such as oxide/nitride, nitride, oxide/nitride/oxide, oxynitride, Si-rich nitride and the like, for protecting or shielding gate stack 16 during a subsequent oxidation step described in detail below. Accordingly, cap 30 is a nitride containing material which effectively protects or shields the top of the gate line as will become apparent below.

Referring to Figs. 2 and 3, first oxidation barriers are formed on gate stack 16 which cover at least the conductive portion of the gate First oxidation barriers can be formed from nitride containing material and/or suitable non-oxide materials. More specifically, first oxidation barrier material 32, such as Si_3N_4 or SiN_xO_y , is deposited over gate stack 16 (Fig. 2) to a thickness ranging from between 50 to 500 Angstroms. Such can be deposited utilizing conventional techniques at deposition temperatures between 300°C - 900°C. A subsequent first anisotropic etch (Fig. 3) is conducted to a degree sufficient to leave barriers 34, 36 oxidation on proximate gate or stack 16. Preferably, such etch is a reactive ion etch which is selective to oxide. Oxidation barriers 34, 36 preferably shield at least a portion of gate line sidewalls 18, 20 during subsequent processing, which includes a

M122-488,P02 A279609170845N

2

3

5

7

8

9

10

11

12

13

14

15

16

17

18

19

20

22

24

reoxidation step described below. For purposes of the ongoing discussion, first oxidation barrier material 32 comprises a first insulative or insulating material which is anisotropically etched to form electrically insulative or insulating spacers 34, 36 over gate line sidewalls 18, 20, respectively.

(

(.

According to one preferred aspect of the invention, and after spacers or barriers 34, 36 are formed, the substrate is exposed to oxidizing conditions which are effective to reoxidize the substrate to repair damage to layer 14 resulting from the first etch, as well as to oxidize at least a portion of the gate or gate line interface 22 with dielectric layer 14. During such exposure cap 30 together with barriers 34, 36 effectively encapsulate or cover the gate thereby preferably shielding the gate top and desired portions of the gate sidewalls from the effects of oxidation. Suitable oxidizing conditions have been found to be those which are conducted at ambient temperatures in a range from between about 800°C to 1050°C for time periods which would be sufficient to grow an oxide layer over a separate semiconductor substrate to a thickness of around 80 Angstroms. Other oxidizing conditions are possible. Such oxidation is best seen in Fig. 8 which is an enlarged partial view of gate or gate stack 16. There, bottom corner portions of polysilicon layer 24 laterally adjacent spacers 34, 36 are suitably oxidized and thereby rounded to form a smiling gate. More specifically, oxidants indicated by the small arrows entering into and through gate dielectric layer 14 channel along and through dielectric

M122-488.P02 A279609170845N 7 PAT-US\AP-00

II

layer 14. That is, layer 14 provides a channeling layer through which oxidants can travel to reach the gate or gate stack. Preferably during the smiling gate oxidation, the portion of gate stack 16 which is oxidized is disposed laterally adjacent and inwardly of barriers or spacers 34, 36 and forms a "bird's beak" structure immediately adjacent each respective spacer. By controlling the oxidation temperature and time as mentioned above, the oxidation will occur at preferred gate edge regions and will not appreciably propagate upwardly towards layers 26, 28.

The smiling gate oxidation step may, however, be conducted at processing points other than immediately following the formation of spacers 34, 36. Such is described by way of example immediately below.

Referring to Fig. 4, another preferred aspect of the invention is set forth in which the smiling gate oxidation step is conducted after a second barrier material 38 is deposited over substrate 12, and more specifically, deposited over barriers or spacers 34, 36 which are defined by first barrier material 32. Preferably, the second barrier material is a nitride containing and/or non-oxide material deposited to a thickness of 500 Angstroms. For purposes of the ongoing discussion, second barrier material 38 is a second oxidation resistant layer or an electrically insulating or insulative material.

Referring to Fig. 5, a second anisotropic etch, preferably a reactive ion etch of second barrier material 38 is conducted to a degree

M122-488.P02 A279609170845N 8 PAT-USIAP-00

sufficient to leave second oxidation barriers 40, 42 over or proximate first oxidation barriers 34, 36 respectively. At this point, the smiling gate oxidation can take place to form the smiling gate as described above with reference to Fig. 8. The step of exposing the substrate to the oxidation conditions sufficient to form the smiling gate as described above, can take place prior to depositing second barrier material 38 and after the first anisotropic etch. Such step would take place in conjunction with gate stack 16 as shown in Fig. 3.

Referring to Fig. 6, another preferred aspect of the invention is set forth in which the smiling gate oxidation step takes place after contemporaneous formation of the first and second oxidation barriers. Specifically, first and second barrier materials or layers 32, 38 are deposited over gate stack 16 as shown without anisotropic etch of layer 32 prior to provision of layer 38. Preferably, the respective thickness of such layers are 100 Angstroms (layer 32) and 500 Angstroms (layer 38).

Referring to Fig. 7, an anisotropic etch, preferably a reactive ion etch of first and second barrier materials 32, 38 is conducted to a degree sufficient to leave oxidation barriers 44, 46 on or over gate stack 16. When oxidation barriers are formed according to this aspect of the present method, the resulting barriers or spacers have a construction which is somewhat different from that shown in Fig. 5. More specifically, first or inner spacers 48, 50 include a bottom portion which abuts dielectric layer 14 and extends laterally away from gate

M122-488.P02 A279609170845N 9 PAT-USIAP-00

3

5

6

8

9

10

11

12

13

14

15

16

17

18

10

21

22

23

24

stack 16 forming an L-shape (spacer 50) or a reverse L-shape (spacer 48).

After gate line sidewalls 18, 20 have been suitably electrically insulated, substrate 12 is exposed to oxidizing conditions which are effective to oxidize at least a portion of gate line interface 22 as described above, thereby forming the desired smiling gate construction. The anisotropic etch which is conducted with reference to Figs. 6 and 7, is a common step anisotropic etch which contemporaneously forms the desired spacers or barriers described above.

The preferred methods of forming the desired smiling gate structure include, first shielding the gate or gate line sidewalls or conductive portions thereof with a suitable shielding material, and then conducting a reoxidation step, such as a source/drain reoxidation step, which utilizes dielectric layer 14 as a suitable channeling layer or medium along and through which oxidants travel to reach first conductive layer 24 so as to oxidize a portion thereof and a portion of the substrate therebeneath. According to a preferred aspect the shielding step includes, in a separate step, forming cap 30 over the gate top to protect the gate top during oxidation exposure. The oxidation barriers, whether barriers 34, 36 (Fig. 3), barrier pairs 34/40, 36/42 (Fig. 5), or barrier pairs 44/48, 46/50 (Fig. 7), serve to protect, along with oxidation resistant cap 30, the transistor gate or gate line stack from being undesirably affected by the reoxidation step which creates the smiling gate construction. This is because during such reoxidation step,

22

23

24

1

2

3

5

6

8

9

the materials utilized to form composite gate stack 16 are effectively encapsulated or covered with oxidation barriers and sealed. Such serves to protect against undesirable chemical reactions with the oxidants. Such chemical reactions, if allowed to take place, would undesirably erode or oxidize the gate stack materials.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended appropriately interpreted in accordance with the doctrine of equivalents.

11 MI22-488.P02 A279609170845N PAT-USIAP-00

CLAIMS:

1. A semiconductor processing method of forming a conductive transistor gate over a substrate comprising the steps of:

forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls and an interface with the gate dielectric layer;

forming nitride containing spacers over the gate sidewalls; and after forming the spacers, exposing the substrate to oxidizing conditions effective to oxidize at least a portion of the gate interface with the gate dielectric layer.

- 2. The semiconductor processing method of claim 1, wherein the gate comprises a first conductive layer a portion of which defines the interface, an overlying metal, and an electrically conductive reaction barrier layer interposed between the first layer and the overlying metal.
- 3. The semiconductor processing method of claim 1, wherein the gate comprises polysilicon, an overlying metal, and an electrically conductive reaction barrier layer intermediate the polysilicon and the overlying metal.

4. The semiconductor processing method of claim 1, wherein the step of forming the nitride containing spacers includes:

depositing a first nitride containing material over the gate;

depositing a second nitride containing material over the first nitride containing material; and

anisotropically etching the first and second nitride containing materials to a degree sufficient to leave the spacers over the gate sidewalls.

5. The semiconductor processing method of claim 1, wherein the step of forming the nitride containing spacers includes:

depositing a first nitride containing material over the gate;

anisotropically etching the first nitride containing material to a degree sufficient to leave first nitride containing spacers over the gate sidewalls;

depositing a second nitride containing material over the first nitride containing spacers; and

anisotropically etching the second nitride containing material to a degree sufficient to leave second nitride containing spacers proximate the first nitride containing spacers.

M122-488.P02 A279609170845N 13 PAT-USIAP-00

I

ın

6. The semiconductor processing method of claim 1, wherein the step of forming the nitride containing spacers includes:

depositing a first nitride containing material over the gate;

anisotropically etching the first nitride containing material to a degree sufficient to leave first nitride containing spacers over the gate sidewalls;

depositing a second nitride containing material over the first nitride containing spacers; and

anisotropically etching the second nitride containing material to a degree sufficient to leave second nitride containing spacers proximate the first nitride containing spacers, the step of exposing the substrate to oxidizing conditions taking place prior to depositing the second nitride containing material and after anisotropically etching the first nitride containing material.

- 7. The semiconductor processing method of claim 1, wherein the oxidizing conditions include an ambient temperature in the range from between about 800% to 1050%.
- 8. The semiconductor processing method of claim 1, wherein the gate includes a gate top and further comprising forming an oxidation resistant material over the gate top which, together with the nitride containing spacers, effectively encapsulates the gate.

16

17

18

19

20

21

22

23

24

3

5

6

9

10

	9.	The	semicond	luctor pro	cessing me	thod of	claim	1, whereir
the	gate	include	s a gate	top and	further com	prising	forming	an nitride
cont	ainin	g oxidat	ion resist	ant mater	rial over the	e gate to	op which	h, togethe
with	the	nitride	containin	g spacers	, effectively	y encaps	ulates ti	he gate.

- A semiconductor processing method of forming a conductive 10. gate comprising conducting a gate oxidation step after encapsulating the gate with oxidation resistant material.
- The semiconductor processing method of claim 10, wherein 11. the step of encapsulating the gate comprises forming electrically insulative sidewall spacers over the gate by:

depositing a first insulative material over the gate;

depositing a second insulative material over the first insulative material; and

anisotropically etching the first and second insulative materials to a degree sufficient to leave the insulative spacers over the gate.

15 PAT-US\AP-00 M122-488.P02 A279609170845N

1

2

3

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

23

24

The semiconductor processing method of claim 10, wherein 12. of encapsulating the gate comprises forming electrically insulative sidewall spacers over the gate by:

depositing a first insulative material over the gate;

anisotropically etching the first insulative material to a degree sufficient to leave first insulative spacers over the gate;

depositing a second insulative material over the first insulative spacers; and

anisotropically etching the second insulative material to a degree sufficient to leave second insulative spacers over the first insulative spacers.

- The semiconductor processing method of claim 10, wherein 13. the gate comprises polysilicon, an overlying metal, and an electrically conductive reaction barrier layer intermediate the polysilicon and the overlying metal.
- The semiconductor processing method of claim 10, wherein 14. the oxidation resistant material contains a nitride material.

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	F
14	
15	
16	
17	
18	
19	
20	
21	
2 2	
22	:

15. The semiconductor processing method of claim 10, wherein the gate has a gate top and the encapsulating step comprises forming a nitride containing oxidation resistant material over the gate sidewalls and gate top.

16. A semiconductor processing method of forming a conductive transistor gate over a substrate comprising the steps of:

forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls;

forming non-oxide spacers over the sidewalls; and
after forming the spacers, exposing the substrate to oxidizing
conditions effective to oxidize at least a portion of the gate and a
portion of the substrate beneath the gate.

17. The semiconductor processing method of claim 16, wherein the step of forming the non-oxide spacers comprises:

depositing a first non-oxide material over the gate;

depositing a second non-oxide material over the first non-oxide material; and

anisotropically etching the first and second non-oxide materials to a degree sufficient to leave non-oxide spacers over the gate sidewalls.

M122-488.P02 A279609170845N 17 PAT-US\AP-00

18. The semiconductor processing method of claim 16, wherein the step of forming the non-oxide spacers comprises:

depositing a first non-oxide material over the gate;

anisotropically etching the first non-oxide material to a degree sufficient to leave first spacers over the gate sidewalls;

depositing a second non-oxide material over the first spacers; and anisotropically etching the second non-oxide material to a degree sufficient to leave second spacers over the first spacers.

19. The semiconductor processing method of claim 16, wherein the oxidizing conditions include an ambient temperature from between about 800° C to 1050° C.

M122-488.P02 A279609170845N 18 PAT-US\AP-00

I

20. A semiconductor processing method of forming a conductive transistor gate comprising the steps of:

forming a conductive gate stack over a gate dielectric layer on a substrate; the stack comprising polysilicon, an overlying metal, and an electrically conductive reaction barrier layer intermediate the polysilicon and the overlying metal; the gate having sidewalls and an interface with the gate dielectric layer;

forming an oxidation resistant layer over at least the gate stack sidewalls of the metal; and

after forming the oxidation resistant layer, exposing the substrate to oxidizing conditions effective to oxidize at least a portion of the gate laterally adjacent the oxidation resistant layer.

- 21. The semiconductor processing method of claim 20, wherein the oxidation resistant layer effectively encapsulates the gate stack.
- 22. The semiconductor processing method of claim 20, wherein the oxidation resistant layer comprises a nitride material.

M122-488.P02 A279609170845N

I

23. The semiconductor processing method of claim 20, wherein the oxidation resistant layer comprises an oxidation resistant cap atop the overlying metal, and the step of forming the oxidation resistant layer over at least the gate stack sidewalls of the metal comprises:

depositing a first oxidation resistant layer over the gate;

depositing a second oxidation resistant layer over the first oxidation resistant layer; and

anisotropically etching the first and second layers to a degree sufficient to leave sidewall spacers over at least the gate stack sidewalls between the cap and the dielectric layer.

PAT-US\AP-00

I

24. The semiconductor processing method of claim 20, wherein the oxidation resistant layer further comprises an oxidation resistant cap atop the overlying metal, and the step of forming the oxidation resistant layer over at least the gate stack sidewalls of the metal comprises:

depositing a first oxidation resistant layer over the gate;

anisotropically etching the first oxidation resistant layer to a degree sufficient to leave first sidewall spacers over at least the gate stack sidewalls between the cap and the dielectric layer;

depositing a second oxidation resistant layer over the first sidewall spacers; and

anisotropically etching the second oxidation resistant layer to a degree sufficient to leave second sidewall spacers over at least most of the first sidewall spacers.

2

3

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

The semiconductor processing method of claim 20, wherein 25. the oxidation resistant layer further comprises an oxidation resistant cap atop the overlying metal, and the step of forming the oxidation resistant layer over at least the gate stack sidewalls of the metal comprises: depositing a first oxidation resistant layer over the gate; anisotropically etching the first oxidation resistant layer to a degree sufficient to leave first sidewall spacers over at least the gate stack sidewalls between the cap and the dielectric layer; depositing a second oxidation resistant layer over the first oxidation resistant layer; and

anisotropically etching the second oxidation resistant layer to a degree sufficient to leave second sidewall spacers over at least most of the first sidewall spacers, the step of exposing the substrate to oxidizing conditions taking place after anisotropically etching the first oxidation

resistant layer.

The semiconductor processing method of claim 20, wherein 26. the oxidizing conditions include an ambient temperature condition from between about 800°C to 1050°C.

22

23

27. A semiconductor processing method of forming a conductive gate comprising:

forming a gate over a gate dielectric layer on a substrate, the gate having sidewalls;

shielding at least a portion of the gate sidewalls with a nitride containing oxidation resistant material; and

after the shielding, exposing the substrate to oxidation conditions effective to oxidize at least a portion of the gate sidewalls laterally inwardly of the oxidation resistant material, the shielding channeling oxidants through the gate dielectric layer to the gate sidewalls.

- 28. The semiconductor processing method of claim 27, wherein the shielding step comprises covering a top of the gate with the oxidation resistant material.
- 29. The semiconductor processing method of claim 27, wherein the shielding step comprises covering the gate with the oxidation resistant material in at least two separate steps.
- 30. The semiconductor processing method of claim 27, wherein the gate comprises polysilicon, an overlying metal, and an electrically conductive reaction barrier layer intermediate the polysilicon and the overlying metal.

31. The semiconductor processing method of claim 27, wherein the gate comprises polysilicon, an overlying metal, and an electrically conductive reaction barrier layer intermediate the polysilicon and the overlying metal, a portion of the overlying metal defining a gate top, and the shielding step further comprises forming an oxidation resistant cap atop the gate top.

- 32. The semiconductor processing method of claim 27, wherein the oxidizing conditions include an ambient temperature from between about 800% to 1050%.
- 33. A semiconductor processing method of forming a conductive gate comprising the steps of:

forming a patterned gate atop a substrate dielectric surface, at least a portion of the gate being conductive;

covering a top and sidewalls of the gate with oxidation resistant material; and

exposing the substrate to oxidation conditions effective to oxidize at least a portion of the gate laterally adjacent the covered sidewalls adjacent the dielectric surface.

I

34. The semiconductor processing method of claim 33, wherein the conductive portion of the gate comprises a reaction barrier layer and an overlying metal thereon.

- 35. The semiconductor processing method of claim 33, wherein the conductive portion of the gate comprises polysilicon, an overlying metal, and a reaction barrier layer interposed between the polysilicon and the overlying metal.
- 36. The semiconductor processing method of claim 33, wherein the covering step comprises:

depositing a first barrier material over the gate;

depositing a second barrier material over the first barrier material;

anisotropically etching the first and second barrier materials to a degree sufficient to leave the oxidation barriers on the gate.

II

37. The semiconductor processing method of claim 33, wherein the covering step comprises:

depositing a first barrier material over the gate;

depositing a second barrier material over the first barrier material;

anisotropically etching the first and second barrier materials to a degree sufficient to leave the oxidation barriers on the gate, the etched first barrier material defining at least one L-shaped oxidation barrier.

38. The semiconductor processing method of claim 33, wherein the covering step comprises:

depositing a first barrier material over the gate;

anisotropically etching the first barrier material to a degree sufficient to leave first oxidation barriers on the gate;

depositing a second barrier material over the first barrier material;

anisotropically etching the second barrier material to a degree sufficient to leave second oxidation barriers over the first oxidation barriers.

39. The semiconductor processing method of claim 33, wherein the oxidation resistant material comprises a nitride material.

II

40. A semiconductor processing method of forming a conductive line comprising:

forming a conductive line atop a substrate dielectric layer;
covering a top and sidewalls of the conductive line with at least
one nitride material; and

oxidizing a portion of the conductive line laterally inwardly of the nitride material.

نع پرشان داند

I

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

ABSTRACT OF THE DISCLOSURE

A semiconductor processing method of forming a conductive gate or gate line over a substrate includes, a) forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls and an interface with the gate dielectric layer; b) electrically insulating the gate sidewalls; and c) after electrically insulating the gate sidewalls, exposing the substrate to oxidizing conditions effective to oxidize at least a portion of the gate interface with the gate dielectric layer. According to one aspect of the invention, the step of exposing the substrate to oxidizing conditions is conducted after provision of a first insulating material and subsequent anisotropic etch thereof to insulate the gate According to another aspect of the invention, the step of sidewalls. substrate to oxidizing conditions is conducted after exposing provision of first and second insulating materials and subsequent anisotropic etch thereof to insulate the gate sidewalls. According to another aspect of the invention, the step of exposing the substrate to oxidizing conditions is conducted after provision and subsequent anisotropic etch of a first insulating material, followed by provision and subsequent anisotropic etch of a second insulating material.

23

24

22

3

5

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

DECLARATION OF SOLE INVENTOR FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the Semiconductor Processing Methods of Forming A invention entitled: Conductive Gate and Line, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

POWER OF ATTORNEY:


As a named Inventor, I hereby appoint the following attorneys and agent to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Richard J. St. John, Reg. No. 19,363; David P. Roberts, Reg. No. 23,032; Randy A. Gregory,


MI22-488.DEI A279608201430N ELO54827024


Reg. No. 30,386; Mark S. Matkin, Reg. No. 32,268; James L. Price, Reg. No. 27,376; Deepak Malhotra, Reg. No. 33,560; Mark W. Hendricksen, Reg. No. 32,356; David G. Latwesen, Reg. No. 38,533; George G. Grigel, Reg. No. 31,166; Keith D. Grzelak, Reg. No. 37,144; John S. Reid, Reg. No. 36,369; Lance R. Sadler, Reg. No. 38,605; James D. Shaurette, Reg. No. 39,833; W. Bryan Farney, Reg. No. 32,651; Lia M. Pappas, Reg. No. 34,095; and Michael L. Lynch, Reg. No. 30,871.


Send correspondence to: WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S., 601 W. First Avenue, Suite 1300, Spokane, WA 99204-0317. Direct telephone calls to: Lance R. Sadler (509) 624-4276.


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statement may jeopardize the validity of the application or any patent issued therefrom.

















11

12

13

14

15

16

1-

18

19

20

21

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
PRIORITY PATENT APPLICATION SERIAL NO 08/710,353
PRIORITY FILING DATE
INVENTORSHIP Pai-Hung Pan
PRIORITY GROUP ART UNIT
PRIORITY EXAMINER B. Mee
ATTORNEY'S DOCKET NO MI22-898
TITLE Semiconductor Processing Methods of Forming a Conductive Gate
and Line

Assistant Commissioner for Patents

Washington, D. C. 20231

Attention: Official Draftsman

SUBSTITUTE DRAWING REQUEST

Please enter the enclosed substitute drawings in the above-referenced application in place of drawings originally filed. The content of the drawings are identical to those now on file in this application.

Acknowledgment of receipt of the formal drawings and their acceptance into the file is requested.

Respectfully submitted,

Lance R. Sadler

38,605 Reg. No.:

WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S. 601 W. First Avenue, Suite 1300 Spokane, WA 99201-3817 (509) 624-4276

Enclosures: 4 Sheets of Formal Drawings, Figs. 1-8

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No
Priority Filing Date
Inventor
Assignee Micron Technology, Inc.
Priority Group Art Unit
Priority Examiner B. Mee
Attorney's Docket No. MI22-898
Title: Semiconductor Processing Methods of Forming a Conductive Gate and Line
Assignee

PRELIMINARY AMENDMENT

To:

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

BOX PATENT APPLICATION

Assistant Commissioner for Patents

Washington, D.C. 20231

From:

Lance R. Sadler (Tel. 509-624-4276; Fax 509-838-3424)

Wells, St. John, Roberts, Gregory & Matkin P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3817

Sir:

Applicant preliminarily amends as follows:

AMENDMENTS

In the Specification

At p. 1 before the "Technical Field" section, please insert the following:

--RELATED PATENT DATA

This patent resulted from a continuation application of U.S. Patent Application Serial No. 08/710,353, filed September 17, 1996, entitled "Semiconductor Processing Methods of Forming a Conductive Gate and

Line", naming Pai-Hung Pan as inventor, and which is now U.S. Patent No. 5,739,066, the disclosure of which is incorporated by reference--.

In the Claims

Cancel claims 1-40 without prejudice.

Please add claims 41-52 as follows:

41. A semiconductor processing method of forming a conductive transistor gate over a substrate comprising the steps of:

forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls and an interface with the gate dielectric layer;

forming sidewall spacers over the gate's sidewalls, the sidewall spacers joining with the gate dielectric layer; and

after forming the sidewall spacers, exposing the substrate to oxidizing conditions effective to channel oxidants through the gate dielectric layer and underneath the sidewall spacers joined therewith to oxidize at least a portion of the gate interface with the gate dielectric layer.

42. The method of claim 41, wherein the sidewall spacers comprise nitride.

43. The method of claim 41, wherein the gate comprises a first
conductive layer a portion of which defines the interface, an overlying
metal, and an electrically conductive reaction barrier layer interposed
between the first layer and the overlying layer.

44. The method of claim 41, wherein the forming of the sidewall spacers includes:

depositing a first material over the gate;

depositing a second material over the first material;

anisotropically etching the first and second materials to a degree sufficient to leave the spacers over the gate's sidewalls, the spacers being defined by both the first and second material.

45. A semiconductor processing method of forming a conductive gate comprising:

forming sidewall spacers over a conductive gate's sidewalls sufficiently to cover all conductive material comprising said sidewalls; and

after forming the sidewall spacers, conducting an oxidizing step by channeling oxidants through a layer which underlies the gate and the sidewall spacers, and which is outwardly exposed laterally proximate the sidewall spacers.

46. The method of claim 45, wherein said layer through which oxidants are channeled comprises a gate dielectric layer.

PAT-US\AS-06

47.	The	method	of	claim	45,	wherein	the	gate	comprises
polysilicon	, an c	verlying	meta	l, and	an	electrical	lly co	nductiv	e reaction
barrier lay	er inte	ermediate	the	polysil	licon	and the	over	lying n	netal.

48. The method of claim 45, wherein the forming of the sidewall spacers comprises:

depositing a first material over the gate;

depositing a second material over the first material; and anisotropically etching the first and second materials to a degree sufficient to leave the sidewall spacers over the gate's sidewalls.

49. The method of claim 45, wherein the forming of the sidewall spacers comprises:

depositing a first material over the gate;

anisotropically etching the first material to a degree sufficient to leave first sidewall spacers over the gate;

depositing a second material over the first sidewall spacers; and anisotropically etching the second material to a degree sufficient to leave second sidewall spacers over the first sidewall spacers.

t

50. A semiconductor processing method of forming a conductive transistor gate over a substrate comprising the steps of:

forming a conductive gate over a gate dielectric layer on a substrate, the gate having sidewalls disposed over the dielectric layer, the dielectric layer extending laterally outward of the sidewalls;

forming non-oxide material over the gate and dielectric layer;

anisotropically etching the non-oxide material to form non-oxide spacers over the sidewalls, the spacers joining with the gate dielectric layer; and

after anisotropically etching the non-oxide material to form the spacers, exposing the substrate to oxidizing conditions effective to oxidize at least a portion of the gate.

51. The method of claim 50, wherein the forming of the non-oxide material and the anisotropically etching thereof comprises:

depositing a first non-oxide material over the gate;

anisotrropically etching the first non-oxide material to a degree sufficient to leave first spacers over the gate sidewalls;

depositing a second non-oxide material over the first spacers; and anisotropically etching the second non-oxide material to a degree sufficient to leave second spacers over the first spacers.

52. A semiconductor processing method of forming a conductive gate comprising the steps of:

forming a patterned gate atop a substrate dielectric surface, at least a portion of the gate being conductive, the conductive portion comprising:

a polysilicon layer,

an overlying metal, and

a reaction barrier layer interposed between the polysilicon and the overlying metal;

covering a top and sidewalls of the gate with oxidation resistant material, said covering comprising:

depositing a first barrier material over the gate,

depositing a second barrier material over the first barrier material, and

anisotropically etching the first and second barrier materials
to a degree sufficient to leave the oxidation barriers on the gate; and
exposing the substrate to oxidation conditions effective to oxidize
at least a portion of the gate laterally adjacent the covered sidewalls
adjacent the dielectric surface.

REMARKS

This application is a continuation application of U.S. Patent Application Serial No. 08/710,353. Claims 1-40 have been canceled without prejudice. Claims 41-52 have been added and are believed to be in condition for allowance. Accordingly, Applicant respectfully requests a Notice of Allowability be issued forthwith.

Respectfully submitted,

Dated: 4//3/

Vance R. Sadler Reg. No. 38,605